Keyword Analysis & Research: 74hc138

Keyword Analysis


Keyword CPC PCC Volume Score Length of keyword
74hc1380.970.8650237

Keyword Research: People who searched 74hc138 also searched

Keyword CPC PCC Volume Score
74hc1380.350.8384788

Search Results related to 74hc138 on Search Engine

  • CD74HC138 data sheet, product information and support | TI.com

    ti.com

    https://www.ti.com/product/CD74HC138

    WEBTI’s CD74HC138 is a High Speed CMOS Logic 3-to-8 Line Decoder Demultiplexer Inverting and Non-Inverting. Find parameters, ordering and quality information.

    DA: 49 PA: 89 MOZ Rank: 68

  • 74HC138 1−of−8 Decoder/ Demultiplexer - Digi-Key

    digikey.com

    https://media.digikey.com/pdf/Data%20Sheets/ON%20Semiconductor%20PDFs/74HC138.pdf

    WEB74HC138. 1−of−8 Decoder/ Demultiplexer. High−Performance Silicon−Gate CMOS. The 74HC138 is identical in pinout to the LS138. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. The HC138 decodes a three−bit Address to one−of−eight active−low outputs.

    DA: 43 PA: 36 MOZ Rank: 98

  • SNx4HC138 3-Line To 8-Line Decoders/Demultiplexers …

    ti.com

    https://www.ti.com/lit/ds/symlink/sn74hc138.pdf

    WEB8.1 Overview. The SNx4HC138 devices are 3-to-8 decoders and demultiplexers. The three input pins, A, B, and C, select which output is active. The selected output is pulled LOW, while the remaining outputs are all HIGH. The conditions at the binary-select inputs at the three enable inputs select one of eight output lines.

    DA: 57 PA: 41 MOZ Rank: 48

  • SN74HC138 data sheet, product information and support | TI.com

    ti.com

    https://www.ti.com/product/SN74HC138

    WEBTI’s SN74HC138 is a 3-Line To 8-Line Decoders/Demultiplexers. Find parameters, ordering and quality information.

    DA: 6 PA: 31 MOZ Rank: 7

  • Description Pin Assignments - Diodes Incorporated

    diodes.com

    https://www.diodes.com/assets/Datasheets/74HC138.pdf

    WEBThe 74HC138 is a high speed CMOS device. The device accepts a three bit binary weighted address on input pins A0, A1 and A2 and when enabled will produce one active low output with the remaing seven being high. There are two active LOW enable inputs E1 and E2, and one active HIGH enable input E3.

    DA: 64 PA: 26 MOZ Rank: 36

  • 74HC138; 74HCT138 - 3-to-8 line decoder/demultiplexer; inverting

    nexperia.com

    https://www.nexperia.com/products/analog-logic-ics/logic/decoders-and-demultiplexers-digital-multiplexers/decoders-demultiplexers/series/74HC138-74HCT138.html

    WEBThe 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y 0 to Y 7). The device features three enable inputs ( E 1, E 2 and E3). Every output will be HIGH unless E 1 and E 2 are LOW and E3 is HIGH.

    DA: 91 PA: 53 MOZ Rank: 78

  • 74HC138; 74HCT138 3-to-8 line decoder/demultiplexer; …

    mouser.com

    https://www.mouser.com/datasheet/2/302/74HC_HCT138-839317.pdf

    WEBProduct data sheet. General description. The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.

    DA: 80 PA: 20 MOZ Rank: 88

  • MC74HC138A, MC74HCT138A - 1-of-8 Decoder/ …

    onsemi.com

    https://www.onsemi.com/pdf/datasheet/mc74hc138a-d.pdf

    WEBThe MC74HCT138A may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs. The device decodes a three−bit Address to one−of−eight active−low outputs. This device features three Chip Select inputs, two active−low and one active−high to facilitate the demultiplexing, cascading, and chip−selecting functions.

    DA: 30 PA: 55 MOZ Rank: 23

  • 3-to-8 line decoder/demultiplexer; inverting - Mouser Electronics

    mouser.com

    https://www.mouser.com/datasheet/2/916/74HC_HCT138-2937304.pdf

    WEBProduct data sheet. General description. The 74HC138; 74HCT138 decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive outputs (Y0 to Y7). The device features three enable inputs (E1, E2 and E3). Every output will be HIGH unless E1 and E2 are LOW and E3 is HIGH.

    DA: 30 PA: 22 MOZ Rank: 52

  • 74HC138 Datasheet(PDF) - NXP Semiconductors

    alldatasheet.com

    https://www.alldatasheet.com/datasheet-pdf/pdf/15535/PHILIPS/74HC138.html

    WEB74HC138 Product details. GENERAL DESCRIPTION. The 74HC/HCT138 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. FEATURES. • Demultiplexing capability. • Multiple input enable for easy expansion. • Ideal for memory chip select …

    DA: 69 PA: 48 MOZ Rank: 16